Abstract
AbstractFor embedded DRAM (E-DRAM) devices with feature sizes of 0.25 µm and beyond, contact processes with low contact resistance and low junction leakage current are required. The contact etch process needs to etch through multi-layer structures with SiO2, SiON/SiN layers and stop on Ti-polycide gate and Ti-salicide active regions at the same time. The key issues include high selectivity to TiSix, vertical profile, complete removal of SiON/SiN cap layer and no polymer residues. In this paper, multi-layer contact etching without attacking TiSix is reported. Using new process chemistry, the new contact etch process has been demonstrated for the manufacturing of 0.25 µm E-DRAM and beyond.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
