Abstract

Drain bias induced threshold voltage variation in short channel polycrystalline silicon (polysilicon) thin-film transistors (TFTs) are investigated, combining experimental measurements and two-dimensional numerical simulations. We show that drain induced barrier lowering and floating body effects, induced by impact ionization, are the main causes of such variations. Field enhanced mechanisms, causing leakage current, tend to mitigate the effect of impact ionization, since they provide an enhanced recombination rate in the high field region. This result is in contrast to what is suggested for silicon-on-insulator devices and also applied to polysilicon TFTs, where leakage current is assumed to contribute to floating body effects.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.