Reduced Precision Redundancy for Satellite Telecommand Receiver Module on FPGA

Salman Sadruddin,Arshad Aziz

doi:10.1155/2013/453872

Salman Sadruddin, Arshad Aziz

Open Access

https://doi.org/10.1155/2013/453872

Copy DOI

Abstract

A novel and highly efficient design of a software defined radiation tolerant baseband module for a LEO satellite telecommand receiver using FPGA is presented. FPGAs in space are subject to single event upsets (SEUs) due to high radiation environment. Traditionally, triple modular redundancy (TMR) is used for mitigating Single Event Upsets (SEUs). The drawback of using TMR is that it consumes a lot of hardware resources and requires more power. Reduced precision redundancy (RPR) can be a viable alternative of TMR in digital systems for arithmetic operations. This paper uses the combination of RPR and TMR for mitigating SEUs. The designed module consumes less resources on FPGA and has bit error rate (BER) identical to theoretical results, apart from degradation due to implementation losses. An improved Costas loop and timing recovery algorithm are implemented for achieving carrier recovery and bit synchronization. The hybrid approach mitigates SEUs while consuming 26% less resources than a customary TMR protected receiver.

Highlights

Reconfigurability and adaptability are one of the most desirable features of modern space technology
A resource efficient alternative to triple modular redundancy (TMR) for arithmetic operations is “Reduced precision redundancy (RPR).” In this paper, we have presented the application of RPR to the arithmetic operations involved in the design of a telecommand receiver
The data is processed in FPGA, and the results are displayed in system generator

Summary

Introduction

Reconfigurability and adaptability are one of the most desirable features of modern space technology. FPGA provides this flexibility along with good performance They have become an integral part of satellite systems for over a decade. The high energy particles in space may interact with memory cells within an integrated circuit and can change their logic state [2] This alteration may disrupt the operation of a digital system defined by memory cells. Pratt et al [6] have presented the hybrid approach using RPR and TMR for FPGA-based communication systems. This paper presents a highly efficient design of a software defined radiation tolerant module for a LEO satellite telecommand receiver.

FPGA in Space Environment

Implementation of Telecommand Receiver and SEU Mitigation

Results

Conclusion