Reconfigurable Parralel Multiple in the Galois Fields in Combination Logic

Abstract

The concept of “multiplier” in Galois fields, which are widely used in cryptography and noiseresistant coding, is considered. The architecture of a parallel multiplier for the Galois fields is analyzed. Reconfigurable multiplier is constructed. It is shown that the use of this type of multiplier will significantly reduce the number of logic gates