Abstract
A resistance and capacitance (RC) passive equalizer is proposed to improve the eye diagram of a through silicon via (TSV) in this paper. To begin with, an analytical circuit model of the TSV is derived by using the transmission line theory, and based on which, the simplified circuit model is obtained. It is shown that the insertion loss of the TSV from DC to several GHz mainly depends on the capacitance of the oxide film and the lossy silicon substrate. Due to this inherent property of the TSV, the proposed RC equalizer can be designed to perfectly compensate these two lossy effects. Besides, the design formula is also given. A ten-stacked TSV with a PRBS of 20 Gb/s bit rate and 20 ps rising edge is taken as an example. By the help of the RC equalizer, the output eye diagram has nearly zero timing jitter and two times improvement in eye opening.
Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
