Abstract
The characteristics of an integrated complementary-input quaternary threshold logic full-adder are presented and discussed. This adder is similar to designs previously reported, except that complementary inputs are required, and complementary outputs are produced. Increased speed, and improved immunity to the undesirable consequences of fabrication tolerances and circuit noise are benefits obtained, at the cost of the increased device and signal line counts necessary to accommodate the complement signals
Full Text
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call