Abstract
Analog-to-digital converters (ADCs) at elevated efficiency are vital components for elevated quality image sensors growth. In order to achieve the necessary resolution at a specific velocity, these systems need a large amount of ADCs. In addition, energy dissipation has now become a main output for analog models, especially for mobile equipment. Such a circuit design is a difficult job, requiring a mixture of sophisticated digital circuit design, analog expertise and iterative design. The sharing of amplifiers was frequently employed for reducing dissipation of energy in ADC pipelines. In this paper we present the topology of a 16-bit ADC pipeline, developed in 45 nm CMOS. Its efficiency is likened to a standard Scaling configuration for amplifier and a completely shared amplifier.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
