Abstract
In this work, we report on the significance of non-overlap channel architecture in nanoscale double gate (DG) FETs to improve performance of low-voltage analog and digital circuits. It is shown that the low-voltage operation of a cascoded Operational Transconductance Amplifier (OTA) and 6-T SRAM cell can be considerably enhanced using underlap gate-source/drain design. The present work provides new opportunities for realizing future low-voltage analog and digital circuits with underlap DG FETs.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
