Abstract
We present the optimization of an enhancement mode vertical channel junction field effect transistor (VJFET), by investigating the variation of the controlled power density (the product of the on-state current density and the forward blocking voltage) of the device on both the source finger width and temperature. It is shown that a reduction in the source finger width is required to maximize this switch VA as the ambient temperature is increased. The structure considered has a varying finger width of 2.1 μm for operation at 300 K, which falls to 1.9 μm at 700 K. This reduction in finger width is related to the reduction in blocking voltage as the temperature is increased due to the reduction in the built in potential of the p–n junction used to form the gate. We show that a device with a finger with of 1.9 μm is optimal across the temperature range studied, due to the maintenance of the forward blocking voltage at approximately 1200 V. The reduction in the controlled power density as the temperature increases is linked to the drop in forward current density of the device.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.