Abstract
This paper discusses limitations of logic testing and capabilities of current testing for logic circuits consisting of the current injection logic gates with four Josephson junctions (4JL gates). We have specified typical fabrication defects of the 4JL gates, and then investigated the voltage and current behavior of defective gates by SPICE simulation to evaluate the defect coverage achieved by logic testing and current testing. The simulation results show that almost half defects cannot be detected by logic testing while more than 90% defect coverage is achievable by monitoring power supply current under multiple test vectors. We have also proposed a current testing scheme for Josephson combinational circuits.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
