Offset reduction technique for use with high speed CMOS comparators

Abstract

The authors present a new input-referred offset reduction techhique for use with a high speed regenerative latch, thus allowing the use of this circuit as a comparator in sigma-delta converters and a gain reduction in the preamplifier stages, which have to precede the latch in medium resolution (8 bit) and high resolution comparators (with offset cancellation).