Abstract

Tunneling current enhancement due to electric field concentration at a gate edge is investigated by numerical calculation. The detailed current distribution and change of current-voltage ( I-V) characteristics are calculated for several gate geometries differing in curvature radius. It is shown that the current density of an MOS structure with an oxide thickness of 12 nm varies by 3 orders of magnitude when the curvature radius at the gate edge changes from 30 nm to 2 nm. A very narrow region of 8 nm at the curvature area is responsible for 80% of the total current between the gate and n+ region. The calculated change in I-V characteristics is consistent with the experimentally measured I-V curve of a polysilicon gate/SiO2/n+-silicon structure.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.