Abstract
The design of a special-purpose VLSI CMOS processor network for the implementation of the decimation-in-frequency FFT algorithm is described. The design is composed of several pipelined processors. The processors are microcode-controlled for adaptability to other signal processing applications. Calculations are performed in 23-bit floating-point format. The command repertoire for each processor allows the user to perform complex number addition subtraction or multiplication by the use of single commands.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
