Abstract

As mentioned in Chaps. 1 and 2 and Lau in IEEE Trans CPMT 12:1271–1281 (2022), there are at least three different multiple systemMultiple system and heterogeneous integration packaging, as shown in Fig. 3.1, namely, (1) multiple system and heterogeneous integration with thin-film layerThin-film layers directly on top of a build-up package substrate (2.1D IC integration), Fig. 3.1a, (2) multiple system and heterogeneous integration with TSVThrough-silicon via (TSV)-less interposerTSV-less interposer (2.3D IC integration)2.3D IC integration, Fig. 3.1b, and (3) multiple system and heterogeneous integration with TSV interposers (2.5D and 3D IC integration3D IC integration), Fig. 3.1c.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.