Abstract
In this study, a multilevel logic-compatible two-transistor-two-resistor (2T2R) latch array for computing-in-memory (CIM) is proposed, featuring high power efficiency, fast response, and high resolution. Combining the resistive switching pairs of the Hf-based gate dielectric layers and a near-threshold-operated output transistor for resistance ratio enhancement, non-volatile memory (NVM) latch arrays are implemented on Si. Taking the advantage of the stable and reliable output by complementary resistive states, the ON– OFF current ratio can be greatly improved. In addition, low power consumption by the near-threshold operation, high data density by multilevel cell, and the novel latch arrays successfully enhance the accuracy and lower power of the analog multiply–accumulate-operation (MAC) and become a promising module in the CIM applications.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
