Abstract
We propose a model of the surface potential and the threshold voltage for submicron lightly-doped drain LDDnMOSFET’s in relation with the localized defects at the interface Si–SiO2in the overlapn‾ LDD region. Calculating the surface potential in the intrinsic and the LDD regions by solving the 2-D Poisson's equation, the minimum surface potential and the threshold voltage model are derived. Simulation results show that the extension of the degraded zone induce a decrease of the surface potential and a modification on its profile, this leads to an increase of the threshold voltage. The threshold voltage variation can be used to characterize the ageing effect. The DIBL (Drain induced barrier lowering) and the substrate bias effects are also included in this model.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
