Abstract
In this paper a simple analytical model which evaluate the propagation delay of a first-order circuit with a linear input is presented. The model can be used to estimate the propagation delay both of current mode logic (CML) and source coupled logic (SCL) circuits and wires in a VLSI process. The approximation gives an error lower than 6%, and it is a continuous function. The model compared with an ideal RC circuit is successively adopted in a real case such as a CML gate. In particular, this gate was designed with a 6-GHz technology and Spice simulations are performed showing an error lower than 5% in excellent agreement with the theoretical results.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
