Abstract
Performance of graphene nanoribbon (GNR) tunnel field effect transistor (TFET) has been modeled in Verilog-Analog (Verilog-A) using previously reported physics based compact analytical current transport model. Performance obtained using both analytical model and Verilog-A simulations are compared providing excellent match. Using n-type and p-type GNR TFETs, inverter circuit is designed and simulated in Mentor Graphics® Tanner EDA S-Edit and T-Spice utilizing the developed Verilog-A codes. With suitable choice of supply voltage, our Verilog-A simulated GNR TFET inverter provides low propagation delay, low power dissipation and retains strong signal integrity.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.