Abstract
Approximate computing is a useful approach to save power and increase performance by trading Energy and accuracy. This paper proposes an efficient inexact floating-point (FP) multiplier using the idea of a semi-logarithm multiplier. In the proposed approximate FP multiplier, instead of the traditional mantissa multiplier, an approximate adder is used. The results show that the power consumption and delay of the proposed approximate FP multiplier have been decreased by 97% and 53% compared with the IEEE-754 single-precision exact FP multiplier. In addition, the proposed approximate FP multiplier provides an improvement of 81% in terms of area. Compared to the logarithm-approximate FP multiplier, the proposed inexact FP multiplier has 81%, 34%, and 34% savings in power, area, and delay parameters, respectively. High dynamic range (HDR) images are processed using the proposed approximate FP multiplier in smoothing and sharpening applications to show the quality of the proposed FP multiplier in image processing.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
