A Single Electron Transistor-Based Floating Point Multiplier Realization at Room Temperature Operation

Abstract

Floating point numbers provide more range as compared to the fixed point values. The multiplier is one of the main blocks of a processor. For improved performance, there is a need for fast and efficient floating point multipliers. The single electron transistor (SET) is a prominent advanced device structure for achieving high-end computing system. This paper describes the implementation of single precision floating point multiplier using SET (single electron transistor) for better performance. Design and simulation of floating point multiplier have been performed using Cadence Virtuoso. In this paper, we are comparing SET-based floating point multiplier with 16 nm CMOS and then power and delay had been compared. The main objective of this paper is to reduce power consumption and increase the speed or reduce the delay of execution. IEEE 754 standard has been used to represent floating point numbers. Here, floating point multiplier is implemented and verified using the Cadence Virtuoso tool. Thus, SET-based floating point multiplier provides better execution in lowering the power and increasing the speed.