Abstract
SSCS DL Philip Wong moderated a lively debate on the question of CMOS scaling. Representatives from industry pointed to limits and problems introduced by economies of variability, leakage, and 32nm node scaling; academics painted these challenges as opportunities for innovation and major breakthroughs. Deliberation about 3D chip stacking was the highpoint of the evening.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
