Abstract
A new structure of the fast and low-area test pattern generator (TPG) based on a long linear register composed of T-type flip-flops that can be easily integrated with the scan path is proposed for a BIST in the paper. In addition, authors propose a testing method that is suitable for verifying correct functioning of both the scan-path and the new type TPGs incorporated in it.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
