Abstract
This paper discusses the use of test access ports (TAPs) in systems-on-chip (SOC). Topics covered include: IEEE 1149.1, IEEE P1500 and associated standards; TAP controllers; TAP protocols; SOC multiple TAP domains; self-checking; embedded core test standards; core test wrapper architecture; and serial/parallel access test mechanisms.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
