Abstract
In this article, we propose a standard ternary inverter (STI) based on a dual-pocket tunnel FET (DP-TFET) for low-power applications. Using 2-D device simulations, we demonstrate that if appropriate doping concentration and length are chosen for the dual-pocket, then the device can exhibit ternary inverter voltage transfer characteristics (VTCs) with three stable output voltage levels. Ternary inverter characteristics are obtained by two tunneling mechanisms in the device: 1) gate bias-independent within-channel tunneling and 2) gate bias-dependent source-channel tunneling. We also demonstrate that the ternary inverter obtained could be operated at different supply voltages by controlling the pocket doping concentration.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
