Abstract
A highly pipelined line-based one-level 2D discrete wavelet transform (DWT) VLSI design is proposed using two line-FIFOs in 5/3 wavelet type and performing with input speed up to 2 samples/cycle. Furthermore, a recursive multi-level wavelet decomposition architecture using a dual buffer scheme is proposed to reduce the memory for wavelet coefficients to 1/4 Tile size. The two proposals allow for a 2D DWT architecture for JPEG2000 that is both high-speed and memory-efficient.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
