Abstract
AbstractAs a hierarchical layout design method that can handle hierarchical designs of large‐scale integrated circuits, the BSG method, one of the general structural layout methods, is hierarchical and has evolved as a layout method including interconnections. It is the objective of this paper to construct a design system that will provide feedback as a guideline for circuit design modification in which the layers in the circuit design are faithfully represented and are evaluated from the point of view of layout, and the placement is reconstructed for optimization. Hierarchical BSG is realized by combining smaller BSGs (elemental BSGs) with root trees. The size, number, and hierarchical trees of BSGs can be specified by the designer. An experiment to demonstrate the hierarchical effect is carried out by artificially setting a hierarchical design environment with a combination of several thousands of cells. Performance competitive with that without a hierarchical approach is obtained in the resultant areas and interconnect lengths. As a layout algorithm, the number of rectangles to be treated is increased by one order of magnitude so that several tens of thousands of rectangles can be placed with high quality. © 2001 Scripta Technica, Electron Comm Jpn Pt 3, 85(3): 12–21, 2002
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Electronics and Communications in Japan (Part III: Fundamental Electronic Science)
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
