Abstract
Effective bandwidths of crossbar and multiple bus interconnections applied for shared-memory multiprocessors are analyzed. The analysis uses general access patterns among processors and memories. Band- width functions of the interconnections are mathematically proven in creasing with respect to the number of buses and memory access rates. The minimum bandwidth is obtained when uniform access is assumed, and the maximum when memory references are concentrated to one memory module for each processor. Even if some of the access probabilities are given fixed, the minimum and maximum are similarly found when the remaining access probabilities are equal and concentrated, respectively.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
