Abstract
This paper proposes a flexible eight-mode high parallel Galois SIMD ASIP(Application Specific Instruction Set Processor). It supports parallel executions of Gold, Scrambling, CRC, CC, Turbo, RM, PSS, SSS encoding LFSR (linear feedback shift registers) algorithms with high performance and flexibility. It can perform also general bit processing and m-sequence. Our design is based on proposed table conversion and a datapath for unified eight-mode encoding. Based on 28 nm digital CMOS technology, the total area is 0.177mm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> and the clock frequency can be up to 1 GHz. The throughputs of Gold, Scrambling, CRC32, CRC24, CRC16, CRC8, CC, Turbo are 64Gb/s, 64Gb/s, 128Gb/s, 168Gb/s, 256Gb/s, 512Gb/s, 3×80Gb/s, and 72Gb /s, respectively.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
