Abstract
Degradation of p-channel thin film transistor (TFT) under dc stress was investigated. We found that ON current and field-effect mobility increased. In order to clarify the cause of the degradation, we measured the degradation for various gate and drain voltage stress conditions. We found that the drain avalanche hot carrier effect was dominant. Analysis using an emission microscope also suggested that hot carriers had a strong relation with the degradation. Gate length dependence was analyzed with a device simulator based on the model considering the electron traps in the oxide. Areas where hot electrons are generated are independent of the gate length, therefore, TFTs with smaller gate length undergo more damage. Comparison between the simulation and the experimental values suggested that this model is valid.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
