Abstract
The phase locked loop (PLL) has been widely used in wireless communication systems due to the high frequency resolution and the short locking time. In particular, it is possible to achieve a very high-frequency resolution together with fast settling and spectral purity. We used DDS and two types of PLLs analog as well as digital in our work. Though we gave a comparative results of PLLs used in our simulation based on their settling time. Second frequency technique, the Direct Digital Frequency Synthesis (DDFS) is a kind of frequency synthesizer that uses electronic methods for digitally creating arbitrary waveforms and frequencies from a single, fixed source frequency. DDFS is a mixed signal part. DDFS’s digital part is also known as Numerically Controlled Oscillator, which consists of a Phase Register, a Phase Accumulator and a ROM. The analog part has Digital-to-Analog Converter and a filter. NCO is a digital computing block which renders digital word sequences in time at a given reference clock frequency fclk, which thereafter are converted into analog signals to serve as a synthesizer. In this work we analyzed the simulated results of DDS and the different PLLs used for frequency synthesis using tools Xilinx and Matlab. Key words: Phase locked loop (PLL), Direct Digital Synthesis (DDS), communication system, frequency synthesis.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
