Abstract
We proposed a Mo/SiO <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">x</sub> /Pt resistive random access memory (RRAM) device as an alternative to static random access memory (SRAM) devices for field-programmable gate array (FPGA) applications. In order to evaluate the feasibility of our RRAM device for FPGA applications, we utilized an RRAM device + inverter structure and confirmed its successful operation under various operational schemes, multilevel operation by controlling bias condition, and immunity against read disturbance and a retention test at high temperature. From the nonvolatile and reliable characteristics of our RRAM device, unlike that of SRAM devices, it holds promise to enable reconfigurable logic applications with significantly reduced logic-gate density and power consumption.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.