Fault behavior and testability of asynchronous CMOS circuits

Abstract

Listen

Translate article

Asynchronous circuits have not yet found a widespread application in VLSI chips despite their inherent advantages over synchronous circuits, notably a higher speed potential. This may partly be attributed to testing problems. This paper describes the fault behavior of typical basic asynchronous CMOS circuits under realistic fault conditions and suggests some basic approaches towards testable design.