Abstract
A process of failure analysis of a COMS chip damaged by Electro-Static Discharge (ESD) is presented. The method of the thermal image was used to locate the failure spot. To find out the root of the failure, the circuit principle and the layout of the chip were analyzed, and it was found that the layout design was not unreasonable. An ESD test was carried out to confirm the analysis. This work has reference significance for the failure analysis and reliability improvement of the integrated circuit product.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
