Abstract

In order to carry out effective failure analysis on semiconductor devices, it is essential to have a disciplined analytical schedule to ensure that no relevant information is lost by virtue of any haphazard approach. This paper describes the rationale, approach and procedure for failure analysis (including de-packaging, selective layer removal and location of defects), some procedural problems and the consequent necessity for techniques complementary to microscopy. The results of a number of failure analyses are presented from numerous investigations on devices ranging from high power thyristors to microwave devices, discrete transistors and ICs, originating from field failures, OA goods inwards inspection and in-house fabricated devices. The problems involved in identifying particular mechanisms and causes of failure, and their assignment as being design, materials, processing or applications induced are discussed. Suggestions are made concerning the need for additional techniques for failure analyses on future generation devices.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.