Abstract
In this paper, a numerical investigation on the behavior of a rugged LDMOS transistor operating in the high current-voltage pulsed regime is carried out with the aim of clarifying the physical origin of the current enhancement that is visible in the output characteristics at high drain and gate biases. The investigation shows that the output characteristics are significantly affected by the quasi-saturation effect at low drain voltages. The impact-ionization rate in the drain extension at high drain voltages reduces the series resistance of the drift region and, hence, raises the electrostatic potential near the channel end, thus driving the intrinsic MOSFET into a saturation condition. The analysis provides a clear insight on the quasi-saturation and current enhancement effects, which is instrumental for the development of compact models that are particularly useful for circuit-design tools.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
