Abstract
A novel method of dynamic SEE ADC testing is presented. The approach utilizes a FPGA core for processing and has proven to enhance error signature and signal integrity observation verses alternate techniques.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have