Electrical characteristics of bumpless interconnects for through silicon via (TSV) and Wafer-On-Wafer (WOW) integration

Y S Kim,P Tzeng,N Maeda,K Fujimoto,Y Mizushima,T Ohba,S Kodama,T K Ku,T.C Hsu,A Kawai

doi:10.1109/icep.2016.7486786

Electrical characteristics of bumpless interconnects for through silicon via (TSV) and Wafer-On-Wafer (WOW) integration

Y S Kim, P Tzeng + Show 8 more

https://doi.org/10.1109/icep.2016.7486786

Copy DOI

Publication Date: Apr 1, 2016

Citations: 13

Affiliation: Tokyo Institute of Technology, Industrial Technology Research Institute, Disco (japan)

#Through Silicon Via #Wafer-On-Wafer + Show 8 more

Abstract
Full-Text PDF
Similar Papers

Abstract

This paper describes electrical characteristics of bumpless and dual-damascene TSV interconnects for three-dimensional integration (3DI) using Wafer-on-Wafer (WOW) technology. Process optimization counter to integration issues of TSV formation process is demonstrated using test vehicle fabricated with 300-mm wafer and characterized by chain resistance and leakage current in the wafer level.

Full Text