Abstract
In this paper, a method to design and implement a very efficient multistage decimation filter for a sigma-delta (/spl Sigma//spl Delta/) A/D converter is proposed. The scheme is composed of two stages, but the proposed method can be easily extended to a multiple-stage implementation. The first-stage filter is obtained by properly rotating the zero-pole distribution of a comb filter in the z-plane. The obtained structure exhibits linear phase and can be implemented by using a recursive structure with only two multipliers. The design phase is easy and very flexible. As most of the quantization noise is eliminated at the first stage, the second-stage filter can be designed with relaxed specifications. Any classical design algorithm can be used for it. An alternative scheme for the second stage can be obtained by splitting the stage into two substages, and the method proposed in this paper can be iterated.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
