Abstract
Noise margin and delay are main concern to VLSI circuit designers along with the device scaling. Therefore, in this paper, the work on various double gate NMOS structures employing gate and channel engineering like gate stack, halo implant and work function engineering is presented. The comparison of threshold voltage, ON and OFF current of various device structures has been performed. Further, D.C. And transient analysis of resistive load inverter circuit using these devices have been investigated. Noise margin and delay of these circuits are also compared. In addition, Tied (3T) and independent (4T) gate configurations are also compared at device and circuit level. The result shows that the Tri-material gate stack (GS-TM) configuration is best structure suited for circuit design. The simulation and parameter extraction have been done using TCAD Silva co simulator.
Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
