Abstract
Through-silicon vias (TSVs) for passive interposer applications are being widely developed in industry and academia. This paper for the first time presents a double-side process to fabricate such TSVs. Such a process has many benefits, including not requiring carrier wafers for a wafer size between 150 and 200 mm and avoiding the chemical mechanical polishing processes after Cu plating. It thus significantly reduces the fabrication process steps compared with a traditional TSV. The reliability of TSVs formed this way has been studied by fabricating daisy chains and testing them for temperature cycling. Detailed mechanical failure mechanism analysis by a scanning electron microscope has been also carried out. In addition, finite-element models have been developed to analyze the fabrication-induced stresses and to estimate the thermomechanical reliability of the fabricated TSV structures.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Device and Materials Reliability
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
