Abstract
Fault current limiter (FCL) devices usually have a non-linear and complex transient behaviour during a fault. Standard desktop short-circuit studies carried out by network operators are static analysis (rather than dynamic analysis) which includes calculations of fault levels at peak making time and breaking time. In this study, a methodology for including FCLs in standard short-circuit studies is proposed. The impedance of FCLs obtained from the manufacturers is presented and used to develop computer models for two resistive superconducting and pre-saturated core FCLs. This study is based on learning to date from Western Power Distribution's (WPD) Tier-2 Low Carbon Networks (LCN) Fund project, FlexDGrid.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
