Abstract
New fromulae for determination of the thicknesses of gate oxide and active layer in SOI structures are presented. The extraction procedure is based on CV measurements of SOI MOSFETs or gated diodes with the parasitic capacitance of the buried oxide taken into account.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
