Abstract
A new AC hot carrier injection (HCI) test methodology replicating the switching in digital CMOS circuits is introduced to correlate HCI in discrete scaled CMOS devices to HCI in logic circuits. This technique allows us to demonstrate that the historic 50× reduction for definition of DC HCI lifetime targets for mid-Vg stress in scaled devices should be uplifted to 1000× based on the correlation with RO degradation for poly-Si/SiON and 14 nm FinFET data. This brings significant HCI relief for device optimization in scaled technology nodes.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.