Abstract
In this paper, a strategy for the design of source-coupled logic (SCL) gates both with and without an output buffer is proposed. Closed-form design equations to size bias currents and transistor aspect ratios to meet assigned specifications are derived from a simple SCL gate analytical delay model, shown to be sufficiently accurate by extensive simulations. The design criteria proposed are simple and provide the designer with a more profound understanding of the tradeoff between delay and power consumption. More specifically, design criteria are derived to consciously manage this tradeoff in practical design cases, i.e., when either high performance or an optimum balance with power dissipation is needed. Therefore, the strategy proposed is useful right from the early design phases, and avoids tedious simulation iterations.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
