Abstract

The design and modeling of dielectric superjunction transistors using combinations of ultrahigh permittivity materials and high-mobility materials are described. We show that placing high dielectric permittivity materials in the gate–drain depletion region can reduce electric field variations by screening the field due to depleted charges. This enables simultaneously high sheet charge density and breakdown voltage for scaled field-effect transistors. Using detailed 2-D device simulation of dc and high frequency characteristics, we show that extreme dielectric constant engineering provides unique opportunities for transistor design and has the potential to perform better than state-of-the-art millimeter-wave and terahertz frequency transistors.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.