Design of Static CMOS 16 Bit High Speeds and Low Power Consumption Hybrid Adder Circuit using Brent Kung Adder

Abstract

This paper presents a static sixteen Bit CMOS Brent kung adder shape was designed, which famous a higher pace and decrease strength intake in comparison with those of the ripple deliver adders. The pace enhancement changed into done through modifying the shape through thru adding a Brent Kung adder, complete adders the usage of (28 transistor, Boolean exact judgment) that is masses speeder whilst in comparison to ripple supply adder and These pace adders will bring about growth in DSP processors. The time delays and power consumptions are lots much less with unique adders with the aid of implementation of 180nm Cadence device.