Abstract
Multiplier is the major component for processing of large amount of data in DSP applications. Using different recoding schemes in Fused Add-Multiply (FAM) design for the reduction of power and look up tables. The performances of 8-bit, 12-bit & 16-bit signed multipliers were designed and obtained results are tabulated using Efficient Modified Booth Recoding (EMBR) techniques, which can be used for low power applications.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have