Abstract
Recent trends in the signal processing applications have created a need for energy efficient computation. Multiplication is a major power consuming circuit in many application areas like DSP, cryptography, and communication. This paper presents a novel architecture for the radix-2 recoded multiplier where we remove sign extended bits. The architecture is further optimized using proposed Booth Recoding Unit for low power applications. It is done by reducing switching activity on the inputs to the multiplication unit to reduce overall switching activity and hence the dynamic power consumption. We also propose an Adder-Subtractor circuit with reduced switching activity. Test Results show that the proposed design consumes 4 times less power and 15% less area than a conventional radix-2 low power recoded multiplier.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
