Abstract

Objective: To design and implement flash ADC for high speed operation thereby to minimise the power consumption and improve the performance efficiency. Methods: At present, there exists a variety of Analog-to-Digital Converter (ADC) with different architecture, sampling rates, resolutions, temperature ranges, and power consumption. The existing ADCs used in various multiple applications which include mobile communication hardware to measuring instruments. Therefore, their significant performance and working of ADCs are determined by its architecture, the commonly existing ADC design is not suitable for all applications. In order to meet the high speed operation scenario, a Flash type ADC model is proposed. Findings: Resistor ladder would be commonly used in all type of ADC circuits, but downside it consume maximum area and power. In all existing methods, the average power consumption of Flash ADC is found to be higher when compared with our methodology. This can be overcome by using threshold inverting quantization (TIQ) comparator for low power operation. Improvements: An efficient thermometer to the binary code converter is targeted for 45 nm CMOS technology that has been proposed and implemented Flash CMOS ADC Design using the CADENCE VIRTUOSO Tool. The optimal power analysis has been carried out to prove the design absolutely a low power model.Keywords: Flash ADC, Low Power, CMOS Technology, TIQ Comparator, CADENCE VIRTUOSO

Highlights

  • In our day-to-day life, most of our needs have been encountered by two kinds of electronic systems – analog and digital system

  • In very large-scale integration (VLSI) world, for designing integrated circuits (ICs) the key component used is Analog-to-Digital converter (ADC) which act as an interfacing bridge to process the available analog signal.[1]

  • Flash ADC has high operating speed and widely utilised for high speed data instrumentation, optical communication, wideband radar and the recent advent of Wireless Personal Area Network (WPAN) which necessarily requires extremely fast transmission of data that operates in low power mode.[2,3]

Read more

Summary

Introduction

In our day-to-day life, most of our needs have been encountered by two kinds of electronic systems – analog and digital system. Present technologies and devices are digital systems but generally the source signal in nature is in analog form. In very large-scale integration (VLSI) world, for designing integrated circuits (ICs) the key component used is Analog-to-Digital converter (ADC) which act as an interfacing bridge to process the available analog signal.[1] There exists many types of ADC like Sigma delta ADC, successive approximation ADC, flash ADC, dual slope ADC which is preferred for different applications. We propose to design less power consuming flash ADC in 45 nm technology using TIQ comparator. When compared to other ADC components, Flash ADC is used for their high speed operation. They are usually accurate over a period of technology growth. By reducing the usage of high power consumption components, the proposed design is made to operate efficiently as a low power model

Methods
Results
Conclusion
Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call