Abstract
In this paper, a 60 GHz low noise amplifier (LNA) using a 130 nm SiGe BiCMOS process is designed and presented. Common emitter (CE) and cascode topologies are used in the first and second stages respectively to ensure that minimal noise figure (NF) and maximum gain are achieved. To investigate the performance of the CE in relation to the NF, the mathematical analysis of the NF of the first stage is computed. In both stages of the LNA, the base of the transistor is biased using a current mirror. Transmission lines are used in the circuit to mitigate against a poor noise factor by reducing current utilization. The designed LNA realizes a gain of more than 17 dB, NF less than 4.3 dB at 61 GHz, and OIP3/ HP3 better than −22.5/−2.5 dBm. The LNA consumes 5.1 mW of power.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
